By Letter: Non-alphabet | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z
  Email this page to a friend

Pipeline Burst Cache

<hardware, storage> (PB Cache) A synchronous cache built from pipelined SRAM.

A cache in which reading or writing a new location takes multiple cycles but subsequent locations can be accessed in a single cycle.

On Pentium systems in 1996, pipeline burst caches are frequently used as secondary caches.

The first 8 bytes of data are transferred in 3 CPU cycles, and the next 3 8-byte pieces of data are transferred in one cycle each.

< Previous Terms Terms Containing Pipeline Burst Cache Next Terms >
pipeline break
PB Cache
Pipeline Burst Cache
Pipelined Burst Cache
Pipelined Burst Cache
pipeline stall

Web Standards & Support:

Link to and support Powered by LoadedWeb Web Hosting
Valid XHTML 1.0!Valid CSS! FireFox Extensions