By Letter: Non-alphabet | A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z
  Email this page to a friend


Instruction prefetch




<architecture> A technique which attempts to minimise the time a processor spends waiting for instructions to be fetched from memory.

Instructions following the one currently being executed are loaded into a prefetch queue when the processor's external bus is otherwise idle.

If the processor executes a branch instruction or receives an interrupt then the queue must be flushed and reloaded from the new address.

Instruction prefetch is often combined with pipelining in an attempt to keep the pipeline busy.

By 1995 most processors used prefetching, e.g. Motorola 680x0, Intel 80x86.

[First processors using prefetch?]



< Previous Terms Terms Containing instruction prefetch Next Terms >
Institute for Global Communications
Institute of Electrical and Electronics Engineers,
Institut National de Recherche en Informatique et
Instruction Address Register
instruction mnemonic
AMD 29000
Amulet
branch prediction
instruction prefetch
pipeline
instruction scheduling
instruction set
instruction set architecture
Instruction Set Processor
instrument


Web Standards & Support:

Link to and support eLook.org Powered by LoadedWeb Web Hosting
Valid XHTML 1.0!Valid CSS!eLook.org FireFox Extensions